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Abstract
In this paper we have proposed and implemented a wideband sinusoidal frequency to voltage converter (FVC) 
based on R-C network for high frequency to voltage conversion for frequency. In the converter, R-C network is 
used as a wideband differentiator, whereas absolute value circuit with amplifier as a rectifier and filter circuit to 
remove the ripples in the output. The circuit was simulated and designed by using PSPICE software.  The 
linearization of the output was verified with consideration of parasitic effect. It is seen in the simulation that the 
circuit shows linearity (<0.25 %) of frequency to voltage conversion up to 100 MHz Oscilloscope traces shows 
ripple voltage of 150 mV and 90 mV at operating frequency of 1 MHz and 4 MHz with output converted voltages 
1.2 V and 4.8 V respectively which proves high linearity of conversion in comparison to the existing sinusoidal 
FVC.
   
Keywords: Frequency to voltage converter (FVC), Frequency Hopping Spread Spectrum (FHSS),  RLC network.
1. Introduction
Frequency to voltage conversion is one of the key factors in applications such as frequency locked loop [1], 
frequency hopping spread spectrum (FHSS) [2], temperature stabilized ring oscillators. In these applications, 
frequency to voltage converter (FVC) are designed to meet several requirements such as high speed of operation, 
low output a.c ripples, good linearity, wide frequency range, and fast response time. In this direction, many works 
on digital FVC [1], [4]-[7] have been reported by previous authors. The most popular digital FVC is based on 
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Integrator [3] which requires higher clock frequency and conversion time because of the integration of the input 
pulses over a number of fixed cycles. The technique based on a successive approximation [5] has higher accuracy 
but it provides more conversion time. In the digital FVC reported in [6] has also very good accuracy but it has a 
limited frequency range of conversion and the response time is also high. Recently, high frequency digital FVCs 
are also reported by previous authors [1], [7], but it converts the digital signal frequency to voltage. So it is not
suitable for wideband wireless communication applications [2], especially, FHSS based communication in which 
sinusoidal FVC is preferred. The sinusoidal FVCs are studied by many authors [8]-[10]. The most of the work on 
sinusoidal FVC has a lower frequency range of conversion (maximum up to 10 kHz), higher response time and 
lower linearity of conversion. These approaches [8]-[10] fail to work when operating in frequency more than 100 
kHz due to limitation of noises of integrator/differentiator of these FVC circuits. We have already studied multi-
channel FHSS signalling [2]-[3] where we require highly linear constant amplitude sinusoidal wide band frequency 
(>1MHz) to voltage converter. In this paper we are interested to study a sinusoidal FVC for wireless 
communication based on FHSS. Recently it is reported by previous authors [11] that high linearity of converter 
circuit is normally considered to be < 1%. 
Here, we propose and implemented a wideband sinusoidal FVC technique based on the fundamental principle of 
series R-C circuit for high frequency to voltage conversion with high linearity (< 1 %). The linearization of the 
circuit has been verified with consideration of parasitic capacitance and resistance [12]. The circuit was designed 
by using PSPICE software and tested experimentally at 1MHz and 4MHz.  It converts accurately and linearly a 
sinusoidal signal frequency into output voltage with fast response time and low ripples. The performance of the 
proposed circuit has been compared with the existing circuits.
Nomenclature
RV Voltage drop across series resistance R
oK Linearity constant
mV Peak value of input sinusoidal signal
f Frequency of input signal in Hz
C Variation in the value of capacitance
Symbol of resistance
V Mean of total N samples
V0 / f Ratio of output voltage to frequency of input signal
Angular velocity in radian/ second
nC Capacitance in nano Farad, where C is the unit of capacitance
S Time in micro second, where S is the unit of time 
mH Inductance in milli Henry, where symbol H is the unit of inductance 
d.c Direct current
2. Proposed Frequency to voltage conversion concept
Fig.1. (a) shows the block diagram of proposed FVC composed of an R-C series network, amplifier, absolute 
value rectifier, and filter circuit. A sinusoidal input signal Vin= Vm Sin ( t) (where the = angular frequency = 2 f)
is applied to the series R-C circuit.  This series R-C network acts as a high pass differentiator in which the voltage 
across R is given expressed as, 
dt
dVRCV inR . From the circuit analysis, the voltage ( RV ) across the series 
resistance, (R) increases with frequency (f) due to decrease in impedance of the capacitor and expressed as:
             ffKVR ).( (1)         
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where, 
222241
2
)(
CRf
RCV
fK m                              
If  22224 CRf <<1 (which corresponds to more capacitive impedance offered by the capacitor C, than 
resistance R, of the series R-C circuit. Therefore from above equation (1), 
            fKfRCVV mR .2 0                   (2)                
where, RCVK m20 =linearity constant. 
The linearity error is defined as:
  
           Linearity error = %100
)(
0
0
K
fKK
           (3)
The voltage dropped across the resistance R, RV is fed to the voltage amplifier to raise the amplitude sufficiently 
before it is fed to absolute value rectifier [13] which rectifies the sinusoidal signal into pulsating d.c signal. The 
amplifier amplifies this voltage Error! Bookmark not defined. by gain (G). The absolute value output circuit 
which provides positive peak value approximately same as the input peak value and finally filter circuit is used for 
reduction of ripples. Amplifier and rectifier stages are implemented by using high speed amplifier AD/817 [14]. 
Filter based on R-L-C network gives the d.c voltage which is proportional to the frequency of the input signal. 
Fig.1. (b) shows the PSPICE simulated circuit diagram of proposed FVC in which amplification and absolute value 
output voltage are obtained by using AD/817. Filtering is obtained using components R, L and C. 
3. Simulation results
Simulation of the proposed circuit and existing circuit [9] was performed with PSPICE software. The proposed 
circuit was implemented with high speed operational amplifier AD/817 [14] up to 5 MHz operating frequency. 
Rectifier FilterAmplifierR-C 
Network
Output
Fig. 1 (a) Block diagram of proposed FVC; (b) Circuit diagram of proposed FVC
(b)
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3.1. Linearization
Fig.2. (a) shows voltage (VR) across a series resistance R in series R-C networks with input frequency to FVC 
obtained by using PSPICE simulation.  The series RC network was simulated with frequency range 0-200 MHz for 
different values of C and R. It is seen from the figure that all curves show linearity up to 10 MHz as it satisfies the 
linearity condition ( 22224 CRf << 1). Beyond 10 MHz up to 200MHz, the curves for R=10 , C =100pF and 
R=10 , C =200pF are not linear and it is made linear (as shown in the figure) after satisfying linearity condition 
with R=10  and C =10pF. So R=10  and C=10 pF were chosen for the design of linear sinusoidal FVC with 
operating frequency up to 200 MHz. The figure also shows the linearity error (%) versus frequency (up to 200 
MHz) obtained by using the equation (3). It is seen that linearity error for R=10 , C=10 pF is almost negligible up 
to 100 MHz and slightly increases with frequency after 100 MHz. For other values, R=10 , C=100 pF and R=10 
, C=200 pF, linearity error increases faster with frequency as linearity condition ( )14 2222 CRf becomes 
unsatisfied. It is also required to study its performance degradation of the proposed FVC with an unwanted small 
variation of C and R due to the parasitic effect [12]. Fig.2. (b) shows dependence of linearization and sensitivity 
(V0 / f), where V0 = output voltage (mV) of FVC, f = frequency (MHz) on change of capacitance ( C) up to 5 pF 
(which is normally considered due to parasitic effect. It is seen  from the figure that linearity error for f=50 Hz and 
100 MHz are ~ 0.18 % and 0.25 % respectively which are almost constant with  C/C but for 200 MHz linearity is 
slightly more and it increase with C/C. So the linearity error is much lower than that of voltage to frequency 
converter reported by previous authors. It is concluded that linearity is not affected much by parasitic effect up to 
frequency 100 MHz [11]. It is also seen that the sensitivity remains constant with frequency up to 150 MHz but 
sensitivity is slightly affected with C as the output voltage is directly proportional to capacitance. It was observed 
(not shown in the fig) that similar type of behavior was obtained with change of resistance due to parasitic effect. 
Although  the proposed circuit was designed  by considering the frequency  up to 20 MHz, however it is 
implemented up to operating frequency of 5 MHz due to bandwidth limitations of IC AD817 [14] since it is  used 
for amplification, and rectification. 
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Fig.2. (a) Linearization of proposed FVC
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3.2. Waveforms
  
The waveform tests were performed for both the proposed circuit and previously reported circuits consisting 
of operational Trans- conductance amplifier based differentiator, scale changer and rectifier [8]. Fig.3. shows the 
waveforms of these circuits for an input signal of peak 25mV and frequencies 6.25 kHz and 10 kHz which are 
chosen for comparison with the previously reported circuits [8]. In the figure, waveform ‘a’ represents the input 
signal, waveform ‘b’ represents the rectified output waveform of the reported circuit (solid line) and waveform ‘c’ 
represents the output waveform of the proposed circuit. It is seen that waveform ‘c’ of the proposed circuit 
contains less ripple voltage (discussed later in the paper), in comparison to the waveform ‘b’ of the previously 
reported circuit. Higher ripples obtained in the previously reported circuit [8] are due to use of half wave rectifier 
for rectification. 
Fig.2. (b) Dependence of sensitivity and linearization on small
change of capacitance in RC network due to parasitic effect
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Fig.3. PSPICE simulated waveforms: (a) Input wave form; (b) Rectified waveform of the 
reported circuit [8]; (c) Rectified waveform of proposed circuit (operating at 6.25 KHz and 10 
KHz frequency)
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Further, the step of output voltage changed (sensitivity) due to change of signal frequency in a previously reported 
circuit is lower than that of our proposed circuit because of half wave rectification. Waveforms tests were also 
carried out for higher frequency 1 MHz and 4 MHz with input peak voltage of 5V for R=100 ohm and C=2 pF  as
shown in Fig.4. From the fig, the ripple voltages at 1 MHz and 4 MHz are obtained as ~ 100 mV and ~ 40 mV 
respectively by using the formula,  
         
N
VV
V
N
i
i
ripple
1
2)
                              (4)
where  ,
N
i
i
N
VV and NVVV ......., 21 are the output voltage at sampling points i =1, 2 ….N
3.3 Ripples
Ripples are produced at the output of the FVC due to the sinusoidal nature of rectification.  To reduce these 
ripples to an acceptable level a passive filter using RLC shown in fig. (5) is used. The ripples available in the 
output are determined by using the Fourier series analysis with the full wave rectified signal as input voltage to 
filter using KVL.  
Fig.5. represent the circuit of the filter where the input voltage is the rectified output obtained from the absolute 
value rectifier circuit (as shown in Fig-1b). Using Fourier series analysis [14], the input to the filter can be written 
approximately as:
             tCos
VV ctct 2
3
42 ReRe                                                   (5)
+5V
0V
1 2 3 4 5 6 70
0V
+5V
Fig.4. PSPICE simulated wave forms: (a) FVC input with peak amplitude 5Volt and frequency 1MHz 
& 4 MHz; (b) FVC rectified output waveform; (c) Filtered volt at the Output of FVC d.c voltage. 
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where tCosRCGVV mctRe . It is the input voltage to filter, obtained across resistance R of R-C network. 
The higher terms in the Fourier series representation in equation (5), are neglected because of very low magnitude. 
In steady state condition, by applying Kirchhoff’s voltage laws (KVL) to fig.5. The equation for current 1I and 
2I can be written as:
         ctVCjIRjI Re1211 )1(                                            (6)  
  
0)1( 12
2
21 CRjLCII                                    (7)
From the equations (7) and (8) 2I is obtained as: 
1211
2
11
22
1221
Re1
2 CRCRLCRjCRRLC
VjC
I ct
                       (8)
The ripple voltage is obtained by multiplying the current 2I , obtained from equation (8), and resistance 2R as 
shown in figure (5). 
2
1211
2
11
222
1211
Re12
CRCRLCRCRRLC
VCR
V ctripple           (9)
Using above equation (9) we have estimated the ripple volt )( rippleV , for the proposed circuit for frequency range 
from  400 Hz – 5 MHz  as shown in Fig-6. The figure shows that the variation of ripple voltage with frequency 
obtained by using the equation (4) in PSPICE simulation waveforms (as shown in Fig.4.) is almost close to that 
obtained by using the equation (9). It is also seen that the rate of decrease of  ripple voltage with frequency is more 
up to 1 MHz and after 1 MHz it decreases slowly  with frequency. So the proposed FVC circuit has a lower ripple 
voltage for frequency > 1 MHz. The black dots represent the experimental value of  ripple voltage (at frequency 1 
MHz and 4 MHz) which are discussed later in this paper. 
3.4 Response time
From equation (5), output of full wave rectifier can be assumed as obtained by summing d.c. voltage source of 
magnitude ctVRe2 with a sinusoidal voltage source. The frequency of this assumed sinusoidal source is twice of 
Fig.6. Ripple voltage vs. frequency for R1=100 ohm, 
R2= 4 2 k ohm using PSPICE and analytical
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Fig.6. Ripple voltage vs. frequency for R1=100 ohm, 
R2= 4.2 K ohm using PSPICE and analytical simulation
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FVC input signal and magnitude as
3
4 Re ctV . The response of the filter is determined from these two inputs by 
transient and steady-state analysis of the filter circuit [15]. There are two types of currents flowing through output 
resistance R2 in which )(2 stepI is due to step source voltage and (cos)2I is due to second harmonic voltage. Finally 
the output voltage across resistance 2R is obtained as  222 RIVR :
tstsrecttstsct
R
teKeKtSin
Z
RVeKeK
RR
RVV ),(),()2(
3
4
)(
2
43
2
21
21
2Re
2
1121    (10)
where, 221
2
1
2
21 )22()4)( RRLLCRRZ , 
1
2
21
1211
4
22tan
LCRR
CRRL ,
         tCosRCGVV mctRe = rectifier input. The s1 and s2 are the roots of characteristic equations obtained 
from KVL analysis of Fig.5.
         It is also seen that 
)(
2
21
2Re
RR
RV ct >> 
Z
V ct
3
4 Re for higher frequency (MHz range is considered as operating 
frequency range). So 2RV is approximately written as:
]1[ 102
ts
R DeVV (11)
where 
)(
2
21
2Re
0 RR
RV
V ct and  
2Re
2131
2
))}(,(
RV
RRKK
D
ct
From the definition, response time ( sponsetRe ), of a system is the time required to reach 99% of its maximum value 
V0. So the response time can be written from the equation as:
]ln[1605.4
11
D
SS
tres (12)
The response time for R1=100 ohm, R2= 4.2 K ohm, L=2 mH, C1 = 2nF has been estimated as 2.09 S which is 
almost very close to that obtained in PSPICE simulation. Fig.7. shows the dependence of response time and ripple 
voltage on LC1/ R2 for frequency 1 MHz. It is seen that the ripple voltage decrease with the increase of LC1/ R 
whereas the response time increases with increase of LC1/ R2. In the figure, the optimum value of LC1/ R2 is 
obtained as ~ 1.8 x 10-12 second2/ohm which corresponds to R2= 4.2 K ohm, L=2 mH and C1 = 2nF. The black dot 
and cross signs in Fig.7.shows the experimental ripple voltage and response time respectively which is discussed 
later in this paper.  
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The proposed circuit implemented with R =10 ohm, C = 10pF. R1 =100 ohm, R2= 4.2 K ohm, L=2 mH, C1 = 2nF 
and op-amp AD/817 using a copper clad plate as shown in the circuit in Fig. 1.(b). Fig. 8. shows the oscilloscope 
traces of the input signal, rectifier and output signal. Trace a represents the waveform of input sine waveform at 1 
MHz and 4 MHz with a peak to peak voltage 5V. Trace b shows the rectified waveform of absolute value rectifier 
circuit. Trace c represents the output voltage of ~1.2V and 4.8 V which are proportional to input signal frequency 
1MHz and 4MHz respectively. From the trace c the response time is obtained as tres ~ 1.6 s which is almost close 
to that obtained from the waveform shown in Fig.4. (c) From the trace c, ripple voltages at 1 MHz and 4 MHz are 
estimated as ~ 150mV and ~ 90mV respectively which are higher than those estimated from P-spice simulated 
waveform in Fig.4.(c) and also shown in Fig.6. and Fig.7. 
The difference between theoretical and experimental values of response time and ripple voltages shown in Fig.6. 
and Fig.7. may be due to the deviation in design parameters such as resistances, capacitances, inductance and input 
impedances of ICs used in the circuit from the experimental values. 
         Table-1 shows a comparison of the proposed FVC with previous works. It is seen that the maximum 
operating frequency of conversion for the proposed FVC is higher than that of the previously reported sinusoidal 
FVC [7] - [9]. The ripple voltage in our proposed FVC is also lower than that of reported works [8]. The ripples 
and conversion time of digital FVC [1], [4] are lower than that of our proposed FVC due to a discrete form of the 
input signal. But sinusoidal FVC is normally used in specific application such as frequency hopping spread 
spectrum communication [2] where digital FVC cannot be used directly.  It is also seen in the table that the 
response time of the proposed circuit is 50 times lower that of  those reported by  previous works on sinusoidal 
FVC in [7]-[8].
Table1.Comparisons of our works with other works
Parameters [1] [4] [7] [8] [9] ours
Max. operating 
Frequency 
5 GHz 2 MHz 5 KHz 10 KHz 10 KHz <20 MHz
Linearity --- 0.3% 0.5% 20% 7% 0.25 %
Input type Digital Digital Sinusoidal Sinusoidal Sinusoidal Sinusoidal
Conversion 
/response time
~ 2 s ~2 s <0.1ms ~ 0.1ms ~ 0.1ms ~ 2 s
Ripple < 1 % <1% 0.1 % ~ 20% 10% ~ 1%
tres~1.6 s
    1 s
    1 s
2.5 V
2.5 V
(c)
Fig.8. Oscilloscope traces of; (a) Input sine wave with amplitude 5Volt and 
frequency 1MHz & 4 MHz; (b) Rectified waveform; (c) Filtered d.c voltage
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4. Conclusion
In this paper, we have proposed and implemented a linear sinusoidal FVC technique based on the fundamental 
principle of the series RC circuit (acting as a differentiator) for frequency (> 1MHz) to voltage conversion. The 
circuit shows both theoretically and experimentally accurate conversion of a sinusoidal signal frequency into 
output voltage with fast response time, low ripples and high linearity (< 0.25 %) upto 5 MHz. The linearization of 
the R-C circuit has been verified with consideration of parasitic capacitance and resistance and it did not change 
much due to parasitic effect. It is also seen that the sensitivity remains constant with frequency up to 100 MHz but 
sensitivity is slightly affected with C as the output voltage is directly proportional to capacitance. The circuit was 
analyzed by using KVL to find the ripple voltage and response time and it shows that the ripple voltages and 
response time are close to PSPICE simulated values and also closely matched with experimental results. 
Oscilloscope traces at operating frequency of 1 MHz and 4 MHz show output converted voltages 1.2 V and 4.8 V 
respectively, which proves linearity of conversion. It is also seen that the operating frequency of conversion for the 
proposed FVC is higher than that of the previously reported sinusoidal FVC [7] - [9] and the ripple voltage is also 
lower than that of the reported works [8].
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